Performance Evaluation of Step-Up/Down Partial Power Converters Based on Current-Fed DC-DC Topologies

Neelesh Yadav[®][,](https://orcid.org/0000-0002-3630-1839) *Member, IEEE*, Naser Hassanpour[®], *Student Member, IEEE*, Andrii Chub[®][,](https://orcid.org/0000-0001-6010-3464) Senior Member, IEEE, Andrei Blinov[®], Senior Member, IEEE, Dmitri Vinnikov®, Fellow, IEEE, Ilya Galkin[®][,](https://orcid.org/0000-0003-2625-4757) Member, IEEE, and Omar Abdel-Rahim®, Senior Member, IEEE

*Abstract***—This paper presents several topologies of the seriesconnected partial power converters based on current-fed fullbridge and push-pull topologies. It provides a detailed comparison of the voltage and current stresses of the components and analyzes the controllability of the corresponding converters near zero partiality. The analysis is performed for the same operating conditions to define performance traits of the baseline current-fed topologies in the partial power conversion systems. The experimental study corroborates the theoretical results. An application-agnostic comparative assessment for these topologies is provided. Their performance in PV applications was demonstrated as a case study. All the results are obtained for converter operation in a residential dc microgrid with an operating voltage of 350 V and considering PV string voltage range of 350** *±* **50 V, which results in the maximum partiality of 12.5%.**

*Index Terms***—Dc-dc converter, full-bridge converters, modulation, partial power converter, push-pull converters.**

Manuscript received 31 October 2023; revised 6 March 2024; accepted 3 May 2024. Date of publication 12 June 2024; date of current version 23 September 2024. This work was supported in part by the Estonian Research Council under Grant PRG1086, in part by the Estonian Centre of Excellence in Energy Efficiency, ENER, funded by the Estonian Ministry of Education and Research under Grant TK230, and in part by the European Union's Horizon Europe research and innovation programme under Grant 101136131. Views and opinions expressed in this document are those of the authors only and do not necessarily reflect those of the European Union or the European Climate, Infrastructure and Environment Executive Agency (CINEA). Neither the European Union nor the granting authority can be held responsible for them. Paper 2023-IPCC-1459.R1, presented at the 2022 IEEE 63th International Scientific Conference on Power and Electrical Engineering of Riga Technical University, Riga, Latvia, Oct. 10-12, and approved for publication in the IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS by the Industrial Power Converter Committee of the IEEE Industry Applications Society [DOI: 10.1109/RTUCON56726.2022.9978890]. *(Corresponding author: Andrii Chub.)*

Neelesh Yadav, Naser Hassanpour, Andrii Chub, Andrei Blinov, and Dmitri Vinnikov are with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, 19086 Tallinn, Estonia (e-mail: [nee](mailto:neelesh.yadav@taltech.ee)[lesh.yadav@taltech.ee;](mailto:neelesh.yadav@taltech.ee) [naser.hassanpour@taltech.ee;](mailto:naser.hassanpour@taltech.ee) [andrii.chub@taltech.ee;](mailto:andrii.chub@taltech.ee) [andrei.blinov@taltech.ee;](mailto:andrei.blinov@taltech.ee) [dmitri.vinnikov@taltech.ee\)](mailto:dmitri.vinnikov@taltech.ee).

Ilya Galkin is with the Institute of Industrial Electronics, Electrical Engineering and Energy, Riga Technical University, LV-1048 Riga, Latvia (e-mail: [gia@eef.rtu.lv\)](mailto:gia@eef.rtu.lv).

Omar Abdel-Rahim is with the Electrical Engineering Department, Faculty of Engineering, Aswan University, Aswan 81542, Egypt (e-mail: [o.abdelrahim@aswu.edu.eg\)](mailto:o.abdelrahim@aswu.edu.eg).

Color versions of one or more figures in this article are available at [https://doi.org/10.1109/TIA.2024.3413050.](https://doi.org/10.1109/TIA.2024.3413050)

Digital Object Identifier 10.1109/TIA.2024.3413050

I. INTRODUCTION

DEMANDS imposed on modern electric energy generation
and distribution networks have sped up the development
of power electronic systems [11]. Due to the widespread edoption of power electronic systems[\[1\].](#page-12-0) Due to the widespread adoption of domestic solar photovoltaic (PV) and wind power systems, the technology of residential battery energy storage systems has attained the most interest among the rest [\[2\],](#page-12-0) [\[3\].](#page-12-0) Power converters interface these energy generation and storage units, making them especially important in dc microgrids[\[4\].](#page-12-0) These converters can be broadly categorized into voltage-fed, impedance-source, and current-fed (CF) converters [\[5\],](#page-12-0) [\[6\],](#page-12-0) [\[7\].](#page-12-0) Recently, currentfed converters have been introduced because of their inherent benefits, such as soft switching [\[8\],](#page-12-0) [\[9\],](#page-12-0) resonant switching [\[10\],](#page-12-0) use of parasitic resonance [\[11\],](#page-12-0) and active snubber [\[12\].](#page-12-0)

Dual active bridge (DAB) is a dependable and frequently used technology that offers soft switching, good scalability, and high efficiency in a limited voltage and power range [\[13\].](#page-12-0) Recent research targeted applications with a wide output voltage range for universal electric vehicle charging due to the emergence of 800 V powertrain [\[14\],](#page-12-0) [\[15\].](#page-12-0)

Recent research has led to a new kind of galvanically isolated soft-switching CF topologies, which comprise secondaryside switches that are actively controlled synchronously with the primary-side four-quadrant switches [\[16\],](#page-12-0) [\[17\],](#page-12-0) [\[18\].](#page-12-0) Their best implementations in [\[19\],](#page-12-0) [\[20\]](#page-12-0) employ an improved quasiresonant modulation with significantly reduced ringing and turnoff losses.

The biggest shortcoming of the full-bridge soft-switching CF topologies is the high number of switches on the CF side. In order to overcome such shortcomings, CF topologies with a reduced number of switches, such as the push-pull dc-dc converter [\[21\],](#page-12-0) [\[22\],](#page-12-0) [\[23\],](#page-12-0) could be used. A push-pull dc-dc converter presented in [\[23\]](#page-12-0) was designed for household applications. It features the number of CF-side switches reduced from eight to four. Even though the push-pull CF topologies suffer from increased voltage stress of switches, they can enhance the converter efficiency or reduce the cost in some applications.

Since full power converters have been around for a while, their efficiency has reached feasibility limits defined by the limitations of the passive and semiconductor component technologies. Though several studies aim to improve efficiency, full

See https://www.ieee.org/publications/rights/index.html for more information.

^{0093-9994 © 2024} IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

power processing has little room for improvement. Recently, an innovative concept of partial power converters (PPCs) has emerged to maximize efficiency to the level that cannot be achieved with conventional full power converters [\[24\],](#page-12-0) [\[25\],](#page-12-0) [\[26\],](#page-12-0) [\[27\],](#page-12-0) [\[28\],](#page-12-0) [\[29\].](#page-12-0) Unlike full power converters, a PPC uses a small portion of the system power for load regulation. This results in high conversion efficiency (η*PPC*), high power density, and reduced power rating of components. These distinctive characteristics make PPC well-suitable for electric vehicles, PV systems, battery storage systems, and fuel cell applications[\[30\].](#page-12-0)

Most case studies on PPCs carried out in recent years are based on configurations such as parallel current regulators, series voltage regulators, and series-connected partial power converters (S-PPC). S-PPCs could be broadly categorized into step-up, step-down, and step-up/down converters [\[27\].](#page-12-0) A current-fed full high-frequency link inverter-based PPC is presented in the [\[31\],](#page-12-0) which comprises the two-quadrant switches at series port (SP), also known as low-voltage port. However, hard switching is presented, which decreases the system efficiency. In [\[26\],](#page-12-0) another bidirectional step-up/down CF S-PPC is introduced, incorporating soft switching and offering reduced component stress. Another PV application-oriented PPC is reported in [\[32\],](#page-12-0) where an issue with mode transitions using conventional phase shift modulation (PSM) was demonstrated along with a possible solution to tackle this challenge.

As per the above discussion, it can be summarized that CF full bridge based PPCs feature a high number of switches at the SP side and have some constraints in the mode transition with conventional PSM. The push-pull topologies can overcome such issues, which resulted in the derivation of a push-pull PPC in [\[33\],](#page-12-0) where only basic principles are demonstrated. In this paper, the push-pull CF-based PPC from [\[33\]](#page-12-0) is analyzed in detail by considering the aforementioned aspects. By benchmarking all possible modulation techniques applicable to the given push-pull PPC and comparing their performance with the corresponding baseline full-bridge PPC, this paper offers a push-pull PPC with improved characteristics compared to those in [\[33\].](#page-12-0) This paper considers PV applications to exemplify how the PPC modes (step-up and step-down) change due to the ambient temperature variations. Conclusions drawn from this case study could be extended to other applications.

The literature review yielded that CF topology-based PPCs perform best in step-up/down applications with minimum partiality. On the other hand, the performance of CF full-bridge and push-pull topologies was never studied in step-up/down PPC applications. The main contributions of the paper are as follows:

- 1) A novel push-pull-based PPC is introduced along with a novel quasi-resonant modulation, which offers higher converter efficiency as compared to push-pull-based PPC from [\[33\]](#page-12-0) and full bridge-based PPCs from [\[26\],](#page-12-0) [\[32\].](#page-12-0)
- 2) A resonant-based modulation for push-pull PPC is demonstrated, which allows the PPC to function with complete zero voltage switching (ZVS) turn-on and zero current switching (ZCS) turn-off.
- 3) Application type is the only factor that influences PPC configuration choice. In this paper, the PV application uses a bi-directional configuration. This case study was created

to show how well MPPT performed with push-pull PPC and FB-HFLI. However, the comparative evaluation that this article provides considers bidirectional configuration and is done in a generalized manner.

- 4) The proposed push-pull PPC is demonstrated for PV applications under varying PV cell temperatures to justify the usability of the proposed concept.
- 5) The performed comparative study employs theoretical and experimental validation of different modulation techniques feasible in the case study converter and their comparison with corresponding (baseline) full-bridge topology.

The comparison between topologies is application-agnostic and considers both uni- and bi-directional applications. The experimental results provided for PV applications are used to corroborate findings and demonstrate the performance of these PPCs in a real application. The paper is organized in the following manner. The existing and proposed current fed PPC topologies with their modulations are given in Section II. Section [III](#page-4-0) discusses the comparative assessments of the current fed dc-dc PPC topologies. The experimental validation is provided in Section [IV.](#page-7-0) Finally, Section [V](#page-11-0) summarizes the results.

II. PPC TOPOLOGIES AND MODULATIONS

The case-study S-PPC configurations employing CF dc-dc are demonstrated in Fig. [1,](#page-2-0) where Fig. $1(a)$ and (b) represent the full bridge high frequency-ink inverter (FB-HFLI) based and push-pull based PPC topologies, respectively. PV string at the input is used just as an application example, while these topologies are applicable across a wide range of uni- and bi-directional applications. In both cases, the input source is integrated in series with the SP along with a solid-state circuit breaker (SSCB), whereas the dc bus is connected to the parallel port (PP), i.e., the high-voltage side of the dc-dc stage. Both PPCs provide stepup/down voltage regulation as matrix switches enable polarity change in the SP. These PPCs differ in the switch count of the CF SP. In FB-HFLI, eight switches are arranged as a matrix inverter connected to a two-winding transformer, which enables bipolar voltage operation with bidirectional current capability. On the other hand, the CF push-pull based PPC employs only four switches and a three-winding transformer. This section elaborates on PPC configurations and their modulations for the forward power flow direction.

Protection in dc-coupled systems, such as dc microgrids, is often associated with the use of a DC circuit breaker, where solidstate solutions provide the ultimate speed of fault clearance [\[34\].](#page-12-0) Embedding an SSCB into the PPC instead of just connecting in series with a converter was suggested in [\[35\],](#page-12-0) with examples of such implementation given in [\[36\],](#page-12-0) [\[37\],](#page-12-0) [\[38\].](#page-12-0) At the system level, this does not change the overall power losses but helps resolve the main drawbacks of the PPCs, such as soft start and protection, as discussed in [\[39\].](#page-12-0)

In several emerging applications, like dc buildings, protection zones are defined along with particular protection requirements [\[40\].](#page-12-0) For example, the set of rules developed by the

Fig. 1. PPC configurations with CF dc-dc: (a) Based on FB HFLI topology [\[32\];](#page-12-0) (b) its push-pull implementation; and (c) dc-dc operating quadrants.

Fig. 2. Generalized waveforms for the conventional FB-HFLI based PPC.

industry-driven Current/OS Foundation suggests that residential stationary energy storage would fall under "Zone 3" [\[42\],](#page-13-0) where semiconductor-based breakers corresponding to the forthcoming IEC60947-10 standard [\[41\]](#page-13-0) must be used for protection. Moreover, embedded protection makes these PPCs potentially compliant with other application-specific safety standards requiring overcurrent protection, like IEC 60947-2 for electrical installations in buildings, US NEC Article 706 and IEC 62485-2:2018 for energy storage systems, US NEC Article 690 and IEC 62109-1:2010 for PV installations, and others similar regulations, without the need for external protection devices. The converter under study employs simple SSCB based on a series connection of two MOSFETs, which was designed according to [\[43\].](#page-13-0)

A. Baseline PPC Based on FB-HFLI

1) Phase Shift Modulation – Fig. 2: With this modulation, the phase shift between the top and bottom side switches of the SP port $(S_3-S_2 \text{ or } S_1-S_4)$ controls the shoot-through state (t_1-t_2) and, consequently, the series port voltage and the input current. The energy transfer direction is from the SP to the PP. Hence, the dc-dc cell operates as a boost converter matching the SP voltage with the dc microgrid voltage. There is an overlap between SP switches to allow the current redistribution between top or bottom switches $(t_0-t_1$ and t_2-t_3) when one is turning on and the other is turning off $(S_2-S_4 \text{ and } S_1-S_3)$. This overlap must be long enough to allow the complete current redistribution. Thus, these switches can be turned off with ZCS.

The S_{12} and S_{32} are turned on continuously, while S_{22} and S⁴² work in synchronous rectification mode to prevent negative switch current when I_{S21} or I_{S41} reaches zero (at t_1 , for ex.). There is also a constant phase shift between PP and SP switches (t*ps*) and a dead time between PP switches to allow the completion of the resonance period (t_3-t_4) . The resonance period ensures full charge/discharge of snubber capacitors (C_{S1}, C_{S2}) of the PP switches, resulting in power-independent ZVS turn-on of S_5 and S_6 . The power circulation between both transformer ports is minimized as the winding voltage is zero during this resonance period. The dc voltage gain of the dc-dc stage is given in Table [I.](#page-3-0)

2) Reverse Power Flow Control – Fig. [3:](#page-3-0) The voltage gain in the forward operation mode with PSM modulation is loaddependent. Hence, by keeping a constant current in the current source side, the dc-dc stage cannot boost the low SP voltage values to the dc microgrid voltage. Consequently, a dead zone (DZ) could be introduced to skip this critical operation zone in the PSM modulation ($V_C < V_{Th}$) [\[32\].](#page-12-0) Another solution is to implement a different modulation technique with a higher boost factor than the PSM. The switching and current-voltage waveforms of the converter with reverse power flow control modulation are depicted in Fig. [3.](#page-3-0) The shoot-through state duration (t*ps*) alongside the reverse power flow interval (*trev*) controls the dc-dc stage voltage gain. All the converter switches

TABLE I COMPARATIVE ASSESSMENT-I WITHIN CURRENT FED PPC TOPOLOGIES

		Feasible Voltage	Mode	Dead	DC Voltage Gain			
Topology	Modulation	Regulation Range (ΔVC)	Transition	Zone	Forward Mode (Q_{IV})	Reverse Mode (Q_{III})		
Current fed FB- HFLI [32]	PSM	± 30 V	Forceful	Yes	$G_{FRW} = \frac{2 \cdot \pi \cdot n}{1 - \frac{2}{T_{SW}}\left(\frac{t_{PS}}{\pi} + \frac{2 n L_{eq} (2 I_{C{\rm (max)}} - I_{C})}{V_{DC}}\right)}$			
Current fed FB- HFLI [26], [32]	PSM $+t_{\rm rev}$	± 30 V	Seamless	Yes. $(Ope-$ rable)	During Non-Dead Zone $\label{eq:GFRW} G_{FRW} = \frac{2 \cdot \pi \cdot n}{1 - \frac{2}{T_{\textrm{\tiny{cav}}}} \left(\frac{t_{PS}}{\pi} + \frac{2 n L_{eq} (2 I_{C(\textrm{max})} - I_C)}{V_{\textrm{\tiny{D}}C}} \right)} \nonumber \\ \left. \begin{array}{c} G_{RV} = \frac{\pi - (t_{PS} + \omega \cdot t_{red})}{2 \cdot \pi \cdot n} \end{array} \right.$ During Dead Zone $G_{FRW} = \frac{2 \cdot n}{1 - t_{\text{no}} - 2 \cdot t_{\text{row}}}$			
Current fed push- pull PPC [33]	t_{rev}	± 50 V	Seamless	No.				
Proposed current fed resonant push- pull PPC	t_{rev} + Resonance	± 50 V	Seamless	N ₀	$G_{FRW} = \frac{V_{DC}}{2nV_{-}} = \frac{1}{1-2t}$	$G_{RV} = \frac{2nV_C}{V} = 1 - 2 t_{rev}$		

Fig. 3. Generalized waveforms for FB-HFLI reverse power flow modulation.

work in the soft switching mode, ensured by the overlap time in the SP side switches and dead time in the PP side switches. It allows for ZCS turn-off of SP side switches and ZVS turn-on of PP side switches. More details on this modulation are given in [\[19\].](#page-12-0)

The dc voltage gain for this modulation is given in Table I. Usually, the reverse power flow, i.e., circulating energy, is avoided in the power electronic converters. Here, it is utilized in a narrow voltage range (DZ) near zero SP voltage to extend the boost factor of the dc-dc stage. Hence, the impact of the reverse power flow on the PPC efficiency is negligible. In practice, both *trev* and *tps* are used to achieve high dc voltage gain, where *trev* control provides a wider voltage regulation range as the voltage gain is more sensitive to this parameter.

Fig. 4. Generalized waveforms for the conventional CF push-pull based PPC.

B. Current Fed Push-Pull Dc-Dc PPC

1) Conventional Modulation – Fig. 4: The modulation sequences and the current-voltage waveforms of the push-pull converter with the conventional modulation are illustrated in Fig. 4. Similar to the FB-HFLI converter, the energy transfer from the SP to the PP is controlled by the reverse power flow interval needed to store the energy in the inductor (t_3-t_5) . The SP side switches redistribute their current when one turns on

Fig. 5. Generalized waveforms for the proposed quasi-resonant modulation.

and the other turns off $(S_1 \text{ and } S_2)$ with ZCS. Switches S_{12} and *S²²* work with a 50% duty cycle to provide synchronous rectification within four-quadrant switches S_1 and S_2 to avoid the negative current values and turn them off with ZCS (t_3-t_4) . The soft turn-on of the SP side switches is fulfilled by the leakage inductance of the transformer, which decreases the *di/dt* in switches. On the other hand, PP side switches have dead time to fulfill the charge/discharge of their snubber capacitor, needed for ZVS turn-on and off. In practice, the full ZVS cannot be implemented solely by the snubber capacitor. In fact, the snubber capacitors decrease the *dv/dt* in PP switches, reducing the switching losses compared to the total hard switching (t_1-t_2) [\[19\].](#page-12-0) A simplified voltage gain of the converter in forward mode is stated in Table [I,](#page-3-0) in which *trev* is the reverse power flow state duty cycle.

2) Resonant-State Modulation – Fig. 5: To avoid switching losses in PP side switches and achieve complete ZVS, a new modulation strategy (Fig. 5) is proposed in this paper. It differs from the conventional modulation in a resonance period introduced to accelerate the charge/discharge time of PP side snubber capacitors. The resonant process provides enough energy to complete the charge and discharge of these capacitors even at zero operating power. This process happens during (t_1-t_2) and (t_5-t_6) in each switching cycle with a period of T_{SW} . By turning on both SP side switches, the leakage inductance of the SP side of the transformer is short-circuited, creating a resonance circuit with snubber capacitors of the PP side switches. To fulfill ZVS criteria, the accumulated energy inside the leakage inductance must exceed the energy of snubber capacitors to fully charge/discharge them and turn on the PP side switch in ZVS condition. The voltage gain of the converter is similar to the conventional modulation.

III. COMPARATIVE ASSESSMENT

As discussed, PPC offers different performances with different modulations for the same application. It is essential to perform a comparative assessment between the PPCs to identify the topology and modulation with superior performance. Since a DAB-based PPC has step-up/down capability along with bidirectional power flow, this makes it the closest competitor of the FB-HFLI-based PPC. On the other hand, the DAB-based PPC suffers from poor performance close to zero partiality, as follows from a detailed comparison between FB-HFLI and DAB-based PPCs represented in [\[26\].](#page-12-0) Therefore, a detailed comparative study is done for current fed FB-HFLI and push-pull based PPCs with various modulations elaborated in Tables [I–](#page-3-0)[III.](#page-6-0) It is worth mentioning that the comparison has been made for the same operating conditions and did not target any specific application for generalization.

It should be noted that Table II provides the data about the dc-dc stage associated with the PPC. It can be observed that the current fed FB-HFLI [\[26\]](#page-12-0) incorporates a total of 10 semiconductor switches (SP: 8, PP: 2), while the push-pull configuration comprises only 6 switches (SP: 4, PP: 2). This significant difference gives the substantial variance in the PPC efficiency (η_{PPC}) . This happened mainly because of the switch power loss of the semiconductor devices (S_1-S_6) . The switch power loss (*PSwitch*) consists of conduction loss (*PCon*), switching loss (P_{Sw}) , reverse recovery loss (P_{rr}) and loss due to output capacitance (P_{Coss}). It is generalized in Table [II](#page-5-0) that the FB-HFLI topology features higher *PSwitch* from the higher number of switches on the SP side. The transformer loss (P_{TR}) consists of the core loss and winding loss. At the same time, inductor losses (P_L) include loss due to ac resistance and dc resistance. These *PTR* and *P^L* can be calculated based on the measurement of actual parasitic parameters or using datasheet information. The loss associated with solid-state circuit breaker (*PSSCB*) occurs due to the conduction of SSCB. Here, *Prest* defines the remaining losses associated with the consumption of auxiliary power supply, parasitic conductions losses, and loss prediction errors arising from a wide allowed variation range of MOSFETs' parameters. Table [II](#page-5-0) provides the generalized expressions for loss calculation.

The switches with $R_{DS(on)}$ of 60 m Ω and 120 m Ω were used in the SP and PP sides, respectively, and 75 m Ω in SSCB. The losses were calculated for $V_{DS(max)}$, $I_{DS(RMS)} = 150$ V, 4.6 A and 400 V, 2.5 A, respectively, for FB-HFLI and push-pull based PPCs, based on experimental measurements and theoretical calculations. Hence, the calculated distribution of losses is illustrated in Fig. [6.](#page-6-0) It is evident that the push-pull topology offers fewer conduction losses. As the conventional modulation provided limited soft switching, some switching losses are still present because of partial hard switching. As discussed in Section [II,](#page-1-0) the proposed modulation for push-pull PPC improves

	Associated components				SP switch	Soft	Semiconductor power losses		
Topology		Switch Inductor	Capacitor	Transformer	SS stress	switching	Conduction	Switching	
Current fed FB-HFLI $[19]$, $[20]$	Two Full ZVS, $\overline{2}$ $V_{\scriptscriptstyle Sw}$ 10 $\mathbf{1}$ windings ZCS	SP side $P_{Sw} = 8 \times \frac{1}{2} V_{DS} I_{DS} (t_{feff} + t_{reff}) f_{Sw}$ $P_{Coss} = 8 \times \frac{1}{2} V_{DS}^2 C_{oss} f_{Sw}$ $P_{rr} = 4 \times f_{sw} V_{DS} Q_{rr}$ $P_{\textit{Control}} = 10 \times R_{\textit{DS(on)}} I_{\textit{DS}}^2 \left \right._{f \neq f \bar{f}} \approx 1.1 \text{ ns}, t_{\textit{reff}} \approx 1.1 \text{ ns}$							
								PP side $P_{\text{Sw}} = 2 \times \frac{1}{2} V_{DS} I_{DS} (t_{\text{feff}} + t_{\text{ref}}) f_{\text{Sw}}$ $P_{rr} = 2 \times f_{sv} V_{DS} Q_{rr}$ $t_{\textit{reff}} \approx 1.1$ ns, $t_{\textit{reff}} \approx 1.1$ ns	
Current fed push-pull PPC [23], [33]	6	$\mathbf{1}$	$\overline{2}$	Three windings	$2V_{sw}$	Partially ZVS, ZCS	$P_{\text{Control}} = 6 \times R_{DS(on)} I_{DS}^2$	SP side $P_{Sw} = 6 \times \frac{1}{2} V_{DS} I_{DS} (t_{f\text{eff}} + t_{ref}) f_{Sw}$ $P_{\text{Coss}} = 6 \times \frac{1}{2} V_{DS}^2 C_{\text{oss}} f_{\text{Sw}}$ $P_{rr} = 2 \times f_{sw} V_{DS} Q_{rr}$ $t_{\textit{feff}} \approx 12 \; \text{ns}, t_{\textit{reff}} \approx 12 \; \text{ns}$ PP side $P_{S_w} = 6 \times \frac{1}{2} V_{DS} I_{DS} (t_{feff} + t_{reff}) f_{S_w}$ $P_{rr} = 2 \times f_{sw} V_{DS} Q_{rr}$ $t_{\text{reff}} \approx 12 \text{ ns}, t_{\text{reff}} \approx 12 \text{ ns}$	
Proposed current fed resonant push-pull PPC	6	1	$\mathfrak{2}$	Three windings	$2V_{sw}$	Full ZVS, ZCS	$P_{\text{Control}} = 6 \times R_{DS(on)} I_{DS}^2$	SP side $P_{S_w} = 6 \times \frac{1}{2} V_{DS} I_{DS} (t_{feff} + t_{reff}) f_{S_w}$ $P_{\text{Coss}} = 6 \times \frac{1}{2} V_{DS}^2 C_{\text{oss}} f_{\text{Sw}}$ $P_{rr} = 2 \times f_{sw} V_{DS} Q_{rr}$ $t_{\text{ref}} \approx 1.1$ ns, $t_{\text{ref}} \approx 1.1$ ns PP side $P_{S_w} = 6 \times \frac{1}{2} V_{DS} I_{DS} (t_{feff} + t_{reff}) f_{S_w}$ $P_{rr} = 2 \times f_{sw} V_{DS} Q_{rr}$ $t_{\text{reff}} \approx 1.1 \text{ ns}, t_{\text{reff}} \approx 1.1 \text{ ns}$	

TABLE II COMPARATIVE ASSESSMENT-II WITHIN THE CURRENT FED DC-DC STAGE

SS-Steady State, t_{feff} - effective fall time, t_{reff} - effective rise time

this by integrating an additional resonant interval. In Fig. [6,](#page-6-0) it can also be noticed that the *PSw* in push- pull based PPC with the proposed modulation is negligible. Consequently, the proposed current fed push-pull PPC with quasi-resonant modulation offers excellent PPC efficiency.

Since P_{Con} dominates switch power losses, η_{PPC} can be improved by selecting high-end semiconductor devices with low *RDS(on)*. The best feasible case is calculated based on the devices available on the market, namely, $R_{DS(on)} = 7.5$ m Ω for both dc-dc sides. Fig. [7](#page-6-0) represents the corresponding power loss breakdown, while other parameters are kept the same. The important point is that the low-*RDS(on)* devices are costly, and a trade-off between cost and efficiency needs to be found.

Every component cost is assessed concerning the cost of the same kind of component used in the current fed FB-HFLI because the absolute costs of the components are influenced by various factors, including the nominal productions of the manufacturing company, the location of the manufacturing site, the availability of raw material suppliers, the cost of transportation, and market price fluctuations and uncertainties [\[44\].](#page-13-0) Table [III](#page-6-0) compares the relative cost, power density, component stress factors, and control complexity between FB-HFLI and push-pull PPC. An example of an efficiency-optimized full power dc-dc converter from [\[46\]](#page-13-0) was introduced to demonstrate extreme optimization with paralleling of switches (2 devices per switch at the input and 11 devices per switch at the output). It could be observed that PPC can provide sizable cost reduction compared

	Switch				Capacitor		Total	Control	Power
Topology	Count	Unit price (E)	Sum (ϵ)	Count	Unit price (ϵ)	Sum (ϵ)	price (ϵ)	Complexity	Density (kW/liter)
Current fed FB-HFLI	SP:2	11.45	22.9	C_{in} :1	21.20	21.20	137.72		
$[32]$	PP:8	9.43	75.44	$C_{1,2}:2$	9.09	18.18		High	
Current fed FB-HFLI	SP:2	11.45	22.9	C_m :1	21.20	21.20			$1.23*$
$[26]$, $[32]$	PP:8	9.43	75.44	$C_{1-2}:2$	9.09	18.18	137.72	High	
Current fed push-pull	SP:2	11.45	22.9	$C_m:1$	21.20	21.20			
PPC [33]	PP:4	9.43	37.72	$C_{1-2}:2$	9.09	18.18	100	Moderate	
Proposed current fed	SP:2	11.45	22.9	$C_{in}:1$	21.20	21.20			
resonant push-pull PPC	PP:4	9.43	37.72	$C_{1-2}:2$	9.09	18.18	100	Moderate	
Efficiency-optimized	In: 8	13.80	110.40	C_{Out} : 44	1.18	51.92	340.74	High	2.3
DAB converter [46]	Out: 22	8.11	178.42						

TABLE III COMPARATIVE ASSESSMENT WITHIN CURRENT FED PPC TOPOLOGIES

*Preliminary design optimization demonstrates the potential to increase power density to 4 kW/liter.

SP: G3R60MT07D, PP: C3M0120090J, C_{in}: EZP-V60107MTC, C₁₋₂: B32778Z8606K000,

In: IPW60R041C6, Out: IRFP4668PBF, Cout: GCJ32DR72A225KA01K

Fig. 6. Power loss breakdown for three PPC configurations at 2.5 kW for $V_{\text{DC}} = 350 \text{ V}$ and $V_{\text{C}} = 30 \text{ V}$.

Fig. 7. Power loss breakdown for three PPC configurations at 2.5kW for V_{DC} = 350 V and V_C = 30 V using high-end semiconductors.

to the full power converter of comparable efficiency. It is worth noting that the prototype built for this study aimed at verifying analytical loss models while further optimization for efficiency and power density is possible and will be addressed in future

Fig. 8. CSFs of FB-HFLI and CF push-pull based PPC evaluated for (a) switches and (b) capacitors.

studies. It was assessed that the power density could be tripled, pending practical verification, while the full power converter from [\[46\]](#page-13-0) was built in favor of efficiency and power density and has limited room for further improvements. The cost difference between PPC and full power converter would be even higher if the substantial cooling system of the latter is taken into account.

In [\[15\],](#page-12-0) a component stress factor (CSF) calculation is provided. The switch CSF (S-CSF) for switching devices is calculated by multiplying its maximum blocking voltage (V_{Smax}) by the corresponding root mean square current (I_{Crms}) as given in (1). Similarly, the capacitor CSF (C-CSF) is also evaluated by the multiplication of maximum voltage (*VCmax*) to the rms current as stated in (2) . Fig. 8 illustrates a comparison of S-CSF and C-CSF for FB-HFLI and push-pull-based PPCs.

$$
S - CSF = \sum_{i} \frac{V_{Smax}^2 \cdot I_{rms}^2}{P_{rated}^2} \tag{1}
$$

$$
C - CSF = \sum_{i} \frac{V_{Cmax}^2 \cdot I_{Crms}^2}{P_{rated}^2}.
$$
 (2)

On the other hand, the push-pull configuration features twice the voltage stress of the SP switches compared to that of the FB-HFLI topology, which is a typical drawback. Table [IV](#page-7-0) illustrates an evaluation of switch stresses among the configurations. Therefore, it can be summarized that PPCs have higher efficiency than conventional full-power converters, η*PPC* can be

		PP Switch stress			SP Switch stress					
Topology	Voltage (V)		Current (A)		Voltage (V)		Current (A)			
	$\hat{\rm V}_{\rm S}$	$\hat{\mathrm{V}}_\mathrm{S}$	I_{S}	Îs	$\hat{\mathrm{V}}_\mathrm{S}$	$\hat{\rm V}_{\rm S}$	I_{S}	$\hat{\text{I}}_{\text{S}}$		
FB-HFLI [19]	350	380	2.4	24	75	85	3.5	5.5		
Push-pull [33]	350	391	2.8	11.2	220	339	4.9	11.2		
Proposed push-pull (PP)	350	391	$\overline{2}$	5	192	328	4.9	11.2		
At 2kW, V_{PV} =350 V, V_{DC} =350 V										
	PP Switch stress				SP Switch losses					
Topol	Voltage (V)		Current (A)		Voltage (V)		Current (A)			
	$\hat{\mathrm{V}}_{\mathrm{S}}$	$\hat{\mathrm{V}}_\mathrm{S}$	I_{S}	$\hat{\mathbf{I}}_{\mathrm{S}}$	$\hat{\mathrm{V}}_\mathrm{S}$	$\hat{\mathrm{V}}_\mathrm{S}$	I_{S}	$\hat{\text{I}}_{\text{S}}$		
FB-HFLI [19]	350	380	2.4	9.6	75	85	3.6	5.25		
Push-pull [33]	350	391	2.8	11.2	217	336	4.6	11.2		
Proposed PP	350	391	1.9	5.6	197	332	4.8	11.2		
At 2kW, V_{PV} =380 V, V_{DC} =350 V										
		PP Switch stress			SP Switch losses					
Topology	Voltage (V)		Current (A)		Voltage (V)		Current (A)			
	$\hat{\mathrm{V}}_\mathrm{S}$	Ûς	$I_{\rm S}$	Îs	$\hat{\mathrm{V}}_{\mathrm{S}}$	Ûς	I_{S}	Îs		
FB-HFLI [19]	350	380	1.12	2.3	75	85	3.7	7.5		

TABLE IV EXPERIMENTAL SWITCH STRESSES OF CURRENT FED DC-DC BASED PPCS

 $A + 2VW$ V -320 V V -350 V

Push-pull [33]

Proposed PP

350

350

391

391

increased further to more than 99.6% by selecting proper devices and best-performing modulation.

2.75

1.9

11.2

5.6

225

196

348

326

 4.1

 4.2

11.2

11.2

The isolation TR, a crucial part of the PPC, determines the voltage regulation range. The CSF of the PPC in the given architecture is lowered by decreasing the leakage inductance (L_{eq}) of the TR. The reduced L_{eq} also reduces the duty cycle loss and resonance intervals. Therefore, selecting the least *Leq* can significantly reduce the power circulation during the resonance period [\[19\].](#page-12-0) The value of the minimum turns ratio (*nmin*), which is generally stated as (3) , is determined by the minimum battery voltage. Equation (4) can be used to calculate the TR's maximum flux density (B_{max}) .

$$
n_{\min} = \frac{V_{dcmin}}{2 \cdot t_{ps} \cdot V_{Cmax}} = \frac{V_{dcmin}}{2 \cdot t_{ps} \cdot (V_{dcmin} - V_{PVmax})}
$$
 (3)

$$
B_{\text{max}} = \frac{V_{dcmin}}{4 \cdot n_p \cdot f_{sw} \cdot A_e} \tag{4}
$$

where A_e and n_p represent the effective cross-section of the HFT core and the number of turns on the SP side. The design demonstrated in Fig. 9 ensures the lowest possible leakage inductance. Nevertheless, the small leakage inductance cannot be neglected. Hence, all the prototypes in this study employed a simple regenerative passive snubber from [\[45\].](#page-13-0)

IV. EXPERIMENTAL RESULTS

A prototype depicted in Fig. 10 was designed to evaluate case-study PPC configurations. The detailed specifications of the experimental setup are given in Table V. To emulate a

Fig. 9. HFT winding arrangements for (a) full-bridge and (b) push-pull.

Fig. 10. Experimental prototype of PPC and power supplies used: (i) Dc bus terminal; (ii) PV terminal; (iii) series port switches with heat sinks; (iv) parallel port switches with heat sinks; (v) filter inductor; (vi) controller signals; (vii) dc power source; (viii) PV emulator; (ix) input capacitor.

TABLE V PARAMETERS OF THE EXPERIMENTAL PROTOTYPE

Parameter	Symbol	Value
de bus voltage	V_{dc}	350 V
Filter inductor	L	$100 \mu H$
Transformer primary side	L_{eql}	$2\mu H$
leakage inductance and ESR	R_{eq1}	$82 \text{ m}\Omega$
Transformer secondary side	L_{eq2}	$0.6 \mu H$
leakage inductance and ESR	R_{ea2}	$46 \text{ m}\Omega$
Transformer tertiary side	L_{eq3}	$0.5 \mu H$
leakage inductance and ESR	R_{eq3}	$49 \text{ m}\Omega$
magnetizing inductance	L_m	2.5 mH
Transformer ratio	1:1:n	1:1:2
Half-bridge capacitors	$C1$ and $C2$	66 µF
Snubber capacitors	C_{s1} and C_{s2}	1.1 nF
Series Capacitor	C_{in}	$100 \text{ }\mu\text{F}$
Maximum PV power	P_{PVMP}	2.2 kW
Maximum PV voltage	V_{PVMP}	320 V to 380 V
Maximum PV current	$I_{\underline{P}V\underline{M}\underline{P}}$	6 A
Switching frequency	f_s	50 kHz
Ambient Temperature	Temp	10° C to 45° C

Fig. 11. Operation of conventional push-pull PPC. Switching characteristics of SP switch S₁₁, PP switch S₄ at P_{PV} = 2 kW and V_{DC} = 350 V while (a) V_{PV} $= 380$ V and V_C>0, (c) V_{PV} = 350 V and V_C = 0, i.e., DZ, and (e) V_{PV} = 320 V and V_C <0, along with and key waveforms of magnetic components in (b), (d), and (f).

photovoltaic (PV) string consisting of ten conventional 60-cell monocrystalline PV modules, a PV simulator Chroma 62150H-1000S is employed. This simulator can generate PV profiles while introducing variations in ambient temperature. Moreover, it allows for real-time monitoring and logging of various crucial parameters, including V_{PV} , I_{PV} , P_{PV} , and MPPT efficiency (η_{MPPT}) as presented in the experimental results. The dc bus is implemented using a bi-directional DC power supply iTECH IT6006C-800-25. Within the power stage of the PPC prototype, SiC MOSFETs (120 m Ω /900 V) and (60 m Ω /600 V) are used in the SP and PP, respectively.

This choice ensured the safety of the prototype during testing, especially in critical operating modes. The SP and PP components are interconnected via a high-frequency transformer. The SP section was equipped with a filter inductor and an input capacitor to enhance performance. This setup was used to obtain RMS and peak (denoted with ^) voltage/current stress values in Table [IV.](#page-7-0)

In the control stage, an STM32G474 control board is used. It aggregates voltage and current data from sensors and generates modulation signals for controlling the switches in SP and PP. To assess the efficiency of the PPCs, the measurements are conducted using a Yokogawa WT1800E power analyzer with $\pm 0.05\%$ basic accuracy. The following results provide a comparative assessment of push-pull PPC with different modulations and a comparison with the baseline FB-HFLI topology. Another case study is carried out for push-pull PPC interfacing a PV string to evaluate its efficiency η_{PPC} and MPPT efficiency η_{MPPT} .

A. Performance of CF Push-Pull Based PPC

The performance of single inductor push-pull PPC (as shown in Fig. [1\(b\)](#page-2-0) is evaluated with conventional modulation (refer to Fig. [3\)](#page-3-0). Fig. 11 illustrates the currents and voltage transients of SP and PP side switches *S²¹* and *S*3, respectively, for all three modes which are $V_C > 0$, $V_C = 0$, and $V_C < 0$. The step-up/down operation is demonstrated at $P_{PV} = 2.5$ kW, $V_{DC} = 350$ V, and $V_{PV} = {320 \text{ V}, 350 \text{ V}, 380 \text{ V}}$. In Fig. 11(a)–(c), at the instant *t*0, *S²¹* and *S²²* turn on with ZVS assisted by transformer leakage inductance. At t_1 , the PP switches change their switching state

Fig. 12. Operation of proposed resonant push-pull PPC. Switching characteristics of SP switch S_{11} , PP switch S_4 at $P_{PV} = 2$ kW and $V_{DC} = 350$ V while (a) $V_{PV} = 380 \text{ V}$, i.e., $V_C > 0$, (c) $V_{PV} = 350 \text{ V}$, i.e., $V_C = 0$ or DZ, and (e) $V_{PV} = 320 \text{ V}$, i.e., $V_C < 0$ along with and key waveforms (b), (d), and (f), respectively.

accordingly. As the switch S_3 turns on, V_{S3} rises to an amplitude value while *IS3* falls.

Here, the ZVS (minor *dv/dt*) supported by snubber capacitor till t_{1-2} can be seen in zoomed sections Z_2, Z_4 , and Z_6 . This $d\nu/dt$ also exists during t_4 to t_{4-5} , as Z_1 , Z_3 , and Z_5 show. Moreover, intervals from t_{1-2} - t_3 and t_{4-5} - t_5 feature partial hard switching, leading to losses. The same switching process happens to *S*⁴ also. Next to t_3 , S_{21} and S_{22} start to turn off. At t_4 , S_3 begins to turn off with ZCS, V_{S3} starts to fall down, while I_{S3} rises again. Here, the partial soft switching during the turn-off of S_3 can be noticed. Fig. [11\(b\),](#page-8-0) [\(d\),](#page-8-0) and [\(f\)](#page-8-0) exhibit the transformer voltage (V_{TRPA}) , filter inductor current (I_L) , and differential voltage (V_C) for all three modes.

B. Performance of the PPC Based on the CF Push-Pull With Quasi-Resonant Modulation

It has been demonstrated that the snubber capacitors in pushpull PPC cannot provide complete soft switching, leading to unavoidable losses in the PP switches. This issue can be improved by integrating an additional resonant state along with conventional modulation (refer Fig. [5\)](#page-4-0). The demonstrations of the proposed resonant push-pull PPC are shown in Fig. 12. This study is performed with the same constraints at $P_{PV} = 2.5$ kW, $V_{dc} = 350$ V, and V_{PV} of 320 V, 350 V, and 380 V. Sub Fig. 12(a), (c), and (e) illustrate the switching processes of the SP switches *S²¹* and *S²²* and PP switch *S*3. The resonant state can be observed in the intervals t_1 - t_2 and t_4 - t_5 . Due to this, a bump is presented in the I_{21} and I_{S22} as shown in the zoomed sections Z_7 - Z_{12} . This resonant state helps to ensure low dv/dt of switches S_3 and *S*⁴ during turning on and off, which results in complete soft switching.

Here, intervals t_1 - t_2 and t_4 - t_5 represent the ZVS turn-on and -off of the PP switch *S*3. ZVS of *S*³ can be seen in the zoomed sections.

Due to the soft switching, the η_{PPC} increases by a sizable amount, which can be seen in the next subsections. Corresponding V_{TRPA} , I_L and V_C are shown in Sub Fig. 12(b), (d), and (f) for three PV string voltages. Table [VI](#page-10-0) comprises all control parameters associated with the SP and PP switches corresponding to the figures. An η_{PPC} curve at different power levels is exhibited in Fig. [13\(a\)](#page-10-0) for both FB-HFLI and push-pull PPCs.

Fig. 13. Efficiency curves: (a) The case study PPC implementation at different power and voltage levels and (b) the full power dc-dc converter [\[46\]](#page-13-0) compared to the studied PPCs.

TABLE VI DUTY CYCLES, OVERLAP PERIOD, RESONANT PERIOD, AND POWER CONTROL PARAMETER

	SP Switches		PP Switches				
$d_{SI1} \& d_{S21}$	d_{S12} & d_{S22}		d_{OL}		$d_{S3} \& d_{S4}$	t_{res}	
0.5	0.53		0.03	0.492	0.492	0.8%	
Figures \rightarrow	Fig. 11			Fig. 12			
	(a)	(c)	ϵ	(a)	(c)	(d)	
I_{rev}	າ 17	0.25	0.33	0.16	0.25	0.34	

It clearly shows the enhanced performance of the proposed resonant push-pull topology with the utmost η_{PPC} .

The efficiency of the PPCs could be compared to that of the high-end implementations of full power dc-dc converters, as shown in Fig. 13(b). Highly optimized full power dc-dc converter is similar in efficiency to non-optimized HFLI-based PPC at full power, while its efficiency deteriorates at light load. The PPC based on the CF push-pull with resonant state demonstrates the best efficiency of them all. This proves the initial hypothesis that PPC based on CF push-pull topologies can provide better performance than those based on more widely used CF full-bridge topologies.

C. Performance of the FB-HFLI-Based PPC in PV String Applications

This case study describes how standard modulation of the FB-HFLI topology has limitations since it stops the PPC from switching quadrants during quadrant transitions. The MPPT performance of PPC with a traditional modulation is shown in Fig. 14. Throughout the operation, *Vdc* is kept at 350 V. The process begins with step-down mode (quadrant $Q_{\rm IV}$), with PV cell temperature (*Temp*) set to 10 °C and $V_C \gg 0$. In the steady state, the PPC delivers 2.2 kW of its maximum power to the dc bus. At t_0 , the *Temp* starts to rise, the voltage of the maximum

Fig. 14. The MPPT performance of the FB-HFLI-based PPC during PV cell temperature changes between 10 °C \leftrightarrow 35 °C at V_{dc} = 350 V.

power point (MPP) V_{PV} starts to fall gradually, and the V_C also starts to decrease. The linear controller saturates when *V^C* reaches the DZ, i.e., $V_C = V_{Th}$ at the instant t_1 . Here, V_{Th} is the maximum V_C when DZ starts. Hence, the PPC is forced to shift

Fig. 15. The MPPT performance of the proposed push-pull PPC with quasiresonant modulation during PV cell temperature changes between 15 °C↔45 $^{\circ}$ C at V_{dc} = 350 V.

its quadrants to Q_{III} . As the quadrants shift, PPC switches to step-up mode and searches for a feasible operating point closest to the MPP. The dead zone period remains till t_2 . At t_3 , the *Temp* stabilizes at 35 °C with $V_C \ll 0$, and PPC draws only 1.75 kW of power from the emulated PV string till *t*4. Then, the PV cell temperature gradually increases to its initial value. Therefore, intervals t_4 - t_5 , t_5 - t_6 , and t_6 - t_7 are defined as quadrant Q_{III}, dead zone, and quadrant Q_{IV} , respectively.

From these results, it can be concluded that a linear controller cannot switch the operating quadrant of a PPC smoothly. It requires an additional control subroutine that forcefully changes the operating quadrant of a PPC [\[32\].](#page-12-0) However, the dead zone is always present with this modulation. This issue can be solved by using push-pull PPC with the proposed quasi-resonant modulation within PPC to achieve seamless transitions between operating quadrants.

D. Performance of the CF Push-Pull Based PPC With the Quasi-Resonant Modulation in PV String Applications

In this case study, a performance study of the proposed quasiresonant push-pull modulation is carried out for varying PV cell temperature. This variation of temperature provides the range of *VPV* from 325 V to 375 V, which results in PPC operation in both quadrants (Q_{IV} and Q_{III} , see Fig. [1\(c\)\)](#page-2-0). Fig. 15 represents parameters such as V_{PV} , I_{PV} , V_{dc} , V_C , and *Temp* for MPPT performance of quasi-resonant push-pull based PPC. Before *t*₀, the *Temp* is constant at 10 °C, resulting in $V_{PV} \gg V_{dc}$ and $V_C \gg 0$. The V_{dc} is maintained at 350 V throughout the entire operation. This results in the PPC operation in Q_{III} , also known as step-up mode. At t_0 , *Temp* starts to rise, and V_{PV} starts to fall correspondingly. Since this dc-dc topology with this modulation allows the linear controller to change the PPC quadrants as the V_C becomes negative, $V_C \ll 0$ (at t_1), the PPC changes its mode of operation from step-up to stepdown seamlessly by changing its quadrants from Q_{III} to Q_{IV} , respectively.

As the *Temp* settled back at 40 °C at t_2 , the V_{PV} became 325 V, and the PPC extracts the maximum power of 1.33 kW. In the interval from t_2 to t_3 , the operation continues in Q_{IV} . At t_3 , *Temp* starts to fall down till t_5 , which results in the increase in V_{PV} to 375 V. During this period, the PPC operates at a power of 1.83 kW. Between t_3-t_5 , at t_4 , the PPC changes its operating quadrant from Q_{IV} to Q_{III} without any disruption as the V_C smoothly changes its polarity from negative to positive. Thus, the experimental study proves that PPCs based on the proposed quasi-resonant CF push-pull do not feature a voltage DZ. It can smoothly change its operating quadrant, resulting in higher η*PPC* and η*MPPT* compared to FB-HFLI topology.

V. CONCLUSION

This paper studied and compared two PPCs based on currentfed full bridge and push-pull dc-dc topologies. The obtained results prove that modulation of dc-dc stage defines the performance of the corresponding PPC. With the help of several comparative assessments presented in the paper, it has been proven that the push-pull configuration has enhanced converter efficiency compared to the full bridge counterpart. Moreover, the smaller number of semiconductor devices opens opportunities for implementation cost reduction.

This paper proposes a quasi-resonant modulation for CF push-pull based PPC, which enhances its efficiency by over 1%, eliminating the switching losses present with the conventional modulation. A resonant interval was introduced in the switching sequence to enable power-independent soft-switching of the switches in the parallel port. The above claims are corroborated through the experimental tests by emulating PPC operation with a 2.5 kW PV string. Its operating voltage varies in 350 ± 50 V range during PV cell temperature variations when interfaced into 350 V dc bus.

It was also proven that the proposed converter can smoothly change the polarity of the series port, enabling smooth transitions between its operating quadrants when using a linear controller. This feature is unique among the known step-up/down PPCs, preventing possible MPPT efficiency drops. This feature, combined with simplicity, high efficiency, and low cost, makes the proposed PPC a superior solution for PV string applications in dc microgrids.

REFERENCES

- [1] F. Blaabjerg and D.M. Ionel, "Renewable energy devices and systems – State-of-the-art technology, research and development, challenges and future trends," *Electric Power Compon. Syst.*, vol. 43, no. 12, pp. 1319–1328, 2015.
- [2] Z. Wang, C. Gu, F. Li, P. Bale, and H. Sun, "Active demand response using shared energy storage for household energy management," *IEEE Trans. Smart Grid*, vol. 4, no. 4, pp. 1888–1897, Dec. 2013.
- [3] S. X. Chen, H. B. Gooi, and M. Q. Wang, "Sizing of energy storage for microgrids," *IEEE Trans. Smart Grid*, vol. 3, no. 1, pp. 142–151, Mar. 2012.
- [4] V. Chapparya, A. Dey, and S. P. Singh, "A novel non-isolated boost-zeta interleaved DC-DC converter for low voltage bipolar DC micro-grid application," *IEEE Trans. Ind. Appl.*, vol. 59, no. 5, pp. 6182–6192, Sep./Oct. 2023.
- [5] V. Fernão Pires, E. Romero-Cadaval, D. Vinnikov, I. Roasto, and J. F. Martins, "Power converter interfaces for electrochemical energy storage systems – A review," *Energy Convers. Manage.*, vol. 86, pp. 453–475, Oct. 2014.
- [6] T. Yao et al., "A family of DC-DC converters based on Y-source impedance network and boost module," *IEEE Trans. Ind. Appl.*, vol. 60, no. 2, pp. 2822–2831, Mar./Apr. 2024, doi: [10.1109/TIA.2023.3268641.](https://dx.doi.org/10.1109/TIA.2023.3268641)
- [7] X. Kong, L. T. Choi, and A. M. Khambadkone, "Analysis and control of isolated current-fed full bridge converter in fuel cell system," in *Proc. IEEE 30th Annu. Conf. Ind. Electron. Soc.*, 2004, pp. 2825–2830.
- [8] R. Kosenko, J. Zakis, A. Blinov, A. Chub, and O. Veligorskyi, "Full softswitching bidirectional isolated current-fed dual inductor push-pull DC-DC converter for battery energy storage applications," in *Proc. IEEE 57th Int. Sci. Conf. Power Elect. Eng. Riga Techn. Univ.*, 2016, pp. 1–8.
- [9] P. U R and A. K. Rathore, "Extended range ZVS active clamped current-fed full-bridge isolated DC/DC converter for fuel cell applications: Analysis, design, and experimental results," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2661–2672, Jul. 2013.
- [10] R. Y. Chen, T. -J. Liang, J. -F. Chen, R. -L. Lin, and K. -C. Tseng, "Study and implementation of a current-fed full bridge boost DC–DC converter with zero-current switching for high voltage applications," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1218–1226, Jul./Aug. 2008.
- [11] D. Chakraborty, A. K. Rathore, E. Breaz, and F. Gao, "Parasitics assisted soft-switching and naturally commutated current-fed bidirectional push pull voltage doubler," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, 2015, pp. 1–8.
- [12] H. Wang, Q. Sun, H. S. H. Chung, S. Tapuchi, and A. Ioinovici, "A ZCS current-fed full-bridge PWM converter with self-adaptable softswitching snubber energy," *IEEE Trans. Power Electron.*, vol. 24, no. 8, pp. 1977–1991, Aug. 2009.
- [13] N. M. L. Tan, T. Abe, and H. Akagi, "Design and performance of a bidirectional isolated DC–DC converter for a battery energy storage system," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1237–1248, Mar. 2012.
- [14] V. Rathore, S. R. P. Reddy, and K. Rajashekara, "An isolated multilevel DC–DC converter topology with hybrid resonant switching for EV fast charging application," *IEEE Trans. Ind. Appl.*, vol. 58, no. 5, pp. 5546–5557, Sep./Oct. 2022.
- [15] R. M. Reddy and M. Das, "Reconfigurable resonant DC-DC bidirectional converter for wide output voltage applications," *IEEE Trans. Ind. Appl.*, vol. 60, no. 1, pp. 573–583, Jan./Feb. 2024.
- [16] R. Kosenko, O. Husev, and A. Chub, "Full soft-switching high step-up current-fed DC-DC converters with reduced conduction losses," in *Proc. IEEE 5th Int. Conf. Power Eng., Energy Elect. Drives*, 2015, pp. 170–175.
- [17] A. Chub, R. Kosenko, A. Blinov, V. Ivakhno, V. Zamaruiev, and B. Styslo, "Full soft-switching bidirectional current-fed DC-DC converter," in *Proc. IEEE 56th Int. Sci. Conf. Power Elect. Eng. Riga Tech. Univ.*, 2015, pp. 1–6.
- [18] P. Xuewei and A. K. Rathore, "Naturally clamped zero-current commutated soft-switching current-fed push–pull DC/DC converter: Analysis, design, and experimental results," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1318–1327, Mar. 2015.
- [19] A. Blinov et al., "High gain DC–AC high-frequency link inverter with improved quasi-resonant modulation," *IEEE Trans. Ind. Electron.*, vol. 69, no. 2, pp. 1465–1476, Feb. 2022.
- [20] A. Blinov, D. Vinnikov, E. R. Cadaval, J. Martins, and D. Peftitsis, "Isolated high-frequency link PFC rectifier with high step-down factor and reduced energy circulation," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 3, no. 3, pp. 788–796, Jul. 2022.
- [21] Y. H. Kim, S. C. Shin, J. H. Lee, Y. C. Jung, and C.Y. Won, "Soft-switching current-fed push–pull converter for 250-W AC module applications," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 863–872, Feb. 2014.
- [22] Y. Itogawa, T. Amimoto, Y. Kawai, and K. Izumi, "Discontinuous modes on a DC–DC converter using a three-phase transformer with zerophase current," *IEEE Trans. Ind. Appl.*, vol. 59, no. 4, pp. 4353–4363, Jul./Aug. 2023.
- [23] R. Kosenko, A. Chub, and A. Blinov, "Full-soft-switching high step-up bidirectional isolated current-fed push-pull DC-DC converter for battery energy storage applications," in *Proc. IEEE 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, 2016, pp. 6548–6553.
- [24] J. Zapata, S. Kouro, G. Carrasco, and H. Renaudineau, "Step-up partial power DC–DC converters for two-stage PV systems with interleaved current performance," *Energies*, vol. 11, no. 2, Feb. 2018, Art. no. 357.
- [25] H. Zhou, J. Zhao, and Y. Han, "PV balancers: Concept, architectures, and realization," *IEEE Trans. Power Electron.*, vol. 30, no. 7, pp. 3479–3487, Jul. 2015.
- [26] N. Hassanpour, A. Chub, A. Blinov, and D. Vinnikov, "Soft-switching bidirectional step-up/down partial power converter with reduced components stress," *IEEE Trans. Power Electron.*, vol. 38, no. 11, pp. 14166–14177, Nov. 2023.
- [27] J. W. Zapata, S. Kouro, G. Carrasco, H. Renaudineau, and T. A. Meynard, "Analysis of partial power DC–DC converters for two-stage photovoltaic systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 591–603, Mar. 2019.
- [28] J. R. R. Zientarski, M. L. D. S. Martins, J. R. Pinheiro, and H. L. Hey, "Series-connected partial-power converters applied to PV systems: A design approach based on step-up/down voltage regulation range," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7622–7633, Sep. 2018.
- [29] O. Abdel-Rahim, A. Chub, H. M. Maheri, A. Blinov, and D. Vinnikov, "High-performance buck-boost partial power quasi-z-source series resonance converter," *IEEE Access*, vol. 10, pp. 130177–130189, 2022.
- [30] J. R. R. Zientarski, M. L. da Silva Martins, J. R. Pinheiro, and H. L. Hey, "Evaluation of power processing in series-connected partial-power converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 343–352, Mar. 2019.
- [31] C. Liu, Z. Zhang, and M. A. E. Andersen, "Analysis and evaluation of 99% efficient step-up/down converter based on partial power processing," *IEEE Trans. Ind. Electron.*, early access, Aug. 17, 2022, doi: [10.1109/TIE.2022.3198241.](https://dx.doi.org/10.1109/TIE.2022.3198241)
- [32] N. Yadav, A. Chub, N. Hassanpour, A. Blinov, and D. Vinnikov, "Maximum power point tracking algorithm for step-up/down partial power converters with improved performance around zero partiality," in *Proc. IEEE 17th Int. Conf. Compat., Power Electron. Power Eng.*, 2023, pp. 1–6.
- [33] O. Abdel-Rahim, A. Chub, A. Blinov, and D. Vinnikov, "Performance evaluation of step-up/down current-source partial power converters for PV Applications," in *Proc. IEEE 63th Int. Sci. Conf. Power Elect. Eng. Riga Techn. Univ.*, 2022, pp. 1–5.
- [34] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, "A review of solid-state circuit breakers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [35] J. Liao, Z. Qin, P. Purgat, N. Zhou, Q. Wang, and P. Bauer, "Fault protection and coordinated controls of power flow controller in a flexible DC grid," in *Proc. IEEE 19th Int. Power Electron. Motion Control Conf.*, 2021, pp. 893–898.
- [36] F. Xue, R. Yu, and A. Huang, "A family of ultrahigh efficiency fractional DC–DC topologies for high power energy storage device," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 2, pp. 1420–1427, Apr. 2021.
- [37] P. Purgat, A. Shekhar, Z. Qin, and P. Bauer, "Low-voltage dc system building blocks: Integrated power flow control and short circuit protection," *IEEE Ind. Electron. Mag.*, vol. 17, no. 1, pp. 6–20, Mar. 2023.
- [38] J. Liao, N. Zhou, Z. Qin, P. Purgat, Q. Wang, and P. Bauer, "Coordination control of power flow controller and hybrid DC circuit breaker in MVDC distribution networks," *J. Modern Power Syst. Clean Energy*, vol. 9, no. 6, pp. 1257–1268, Nov. 2021.
- [39] N. Hassanpour, A. Blinov, A. Chub, and D. Vinnikov, "Soft start and protection of bidirectional buck-boost partial power converter," in *Proc. IEEE 3rd Int. Conf. Smart Grid Renewable Energy*, 2022, pp. 1–6.
- [40] E. L. Carvalho, A. Blinov, A. Chub, P. Emiliani, G. de Carne, and D. Vinnikov, "Grid integration of DC buildings: Standards, requirements and power converter topologies," *IEEE Open J. Power Electron.*, vol. 3, pp. 798–823, 2022.
- [41] IEC PT 60947-10, "Low-voltage switchgear and control gear–Part 10: Semiconductor circuit-breakers," Accessed: Mar. 3, 2024. [Online]. Available:<https://www.iec.ch/ords/f?p=103:14:653115634231>
- [42] Current/OS Foundation, "The set of rules–Zoning," Accessed: Mar. 3, 2024. [Online]. Available:<https://currentos.foundation/protocol#zoning>
- [43] P. Purgat, S. Shah, N. van der Blij, Z. Qin, and P. Bauer, "Design criteria of solid-state circuit breaker for low-voltage microgrids," *Inst. Eng. Technol. Power Electron.*, vol. 14, no. 7, pp. 1284–1299, Apr. 2021.
- [44] A. M. S. S. Andrade, H. L. Hey, L. Schuch, and M. L. da Silva Martins, "Comparative evaluation of single switch high-voltage step-up topologies based on boost and zeta PWM cells," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2322–2334, Mar. 2018.
- [45] A. Blinov, I. Verbytskyi, D. Peftitsis, and D. Vinnikov, "Regenerative passive snubber circuit for high-frequency link converters," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 3, no. 2, pp. 252–257, Apr. 2022.
- [46] U. Badstuebner, J. Biela, and J. W. Kolar, "An optimized, 99% efficient, 5 kW, phase-shift PWM DC-DC converter for data centers and telecom applications," in *Proc. IEEE Int. Power Electron. Conf.*, 2010, pp. 626–634.

Dmitri Vinnikov (Fellow, IEEE) received the Dipl. Eng., M.Sc., and Dr. Sc. Techn. degrees in electrical engineering from the Tallinn University of Technology, Tallinn, Estonia, in 1999, 2001, and 2005, respectively. He is currently the Head of the Power Electronics Group, Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology. He has authored or coauthored two books, five monographs, and one book chapter, and more than 400 published articles on power converter design and development and the holder of numerous

patents and utility models in his research interests which include applied design of power electronic converters and control systems, renewable energy conversion systems (photovoltaic and wind), impedance-source power converters, and implementation of wide bandgap power semiconductors.

Neelesh Yadav (Member, IEEE) received the B. Tech.-M.Tech. dual degree from Lovely Professional University, Punjab, India, in 2016, and the Ph.D. degree in electrical engineering from the Indian Institute of Technology Mandi, Mandi, India, in 2022. He is currently a Postdoctoral Researcher with the Power Electronics Group, Tallinn University of Technology, Tallinn, Estonia. His research interests include control and power management in DC microgrids, fault detection, and AC-DC/DC-DC converters.

Ilya Galkin (Member, IEEE) received the bachelor's, master's, and doctor's degrees in electrical engineering from the Department of Power Electronics and Electrical Technologies, Riga Technical University, Riga, Latvia, in 1994, 1996, and 2001, respectively. He is currently a Professor with the Institute of Industrial Electronics, Electrical Engineering and Energy, Riga Technical University. His research interests include integrated designs with the matrix converters, smart control of their semiconductor switches, thermal and conductor design, and smart power supplies

for various applications, such as LED lighting and medical equipment.

Naser Hassanpour (Student Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Tabriz, Tabriz, Iran, in 2012 and 2016, respectively. Since 2021, he has been a Ph.D. student with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology, Tallinn, Estonia. His work mainly focuses on DC-DC converters for residential applications.

Andrii Chub (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees in electronic systems from Chernihiv State Technological University, Chernihiv, Ukraine, in 2008 and 2009, respectively, and the Ph.D. degree in electrical engineering from the Tallinn University of Technology, Tallinn, Estonia, in 2016. He is currently a Senior Researcher with the Power Electronics Group, Tallinn University of Technology. He has coauthored more than 200 publications. His research interests include advanced DC-DC converter topologies, renewable energy systems,

energy-efficient buildings, reliability, and fault-tolerance of power electronic converters.

Andrei Blinov (Senior Member, IEEE) received the M.Sc. and Ph.D. degrees from the Tallinn University of Technology, Tallinn, Estonia, in 2008 and 2012, respectively. He is currently a Senior Researcher with the Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology. His research interests include the research of switch-mode power converters, new semiconductor technologies, and energy storage systems.

Omar Abdel-Rahim (Senior Member, IEEE) received the bachelor's and master's degrees in electrical engineering from the Faculty of Engineering, Aswan University, Aswan, Egypt, in 2009 and 2012, respectively, and the Ph.D. degree from Utsunomiya University, Utsunomiya, Japan, in 2017. He is currently an associate Professor at Aswan University, Aswan, Egypt, and Egypt-Japan University of Science and Technology, Borg Al Arab Al Gadida City, Egypt. He has coauthored more than 90 papers. His research interests include around grid-connected in-

verters, multiphase matrix converters, multiphase machine drives, predictive control, renewable energy, smart grids, and DC–AC converters.